verdi compiling error - mixed vhdl

Status
Not open for further replies.

billylee

Junior Member level 1
Joined
Sep 10, 2009
Messages
16
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Korea
Activity points
1,390
Hi everyone
I need your help
I have some problem verdi compiling with mixed vlog & vhdl source

my file list
top.v
sub0.v
sub1.v
sub2.v
sub3.v
sub4.vhd
sub4_0.vhd
sub4_1.vhd

so I make flist like this
top.v
sub0.v
sub1.v
sub2.v
sub3.v
sub4.vhd
-vhdl sub4_0.vhd
-vhdl sub4_1.vhd
& verdi -sv -f flist

but this is not work
what can I try next step?

have a goodday!
 

-sv option is the "system verilog" compile option!
vericom is the compiler for the verilog code and vhdlcom is the compiler for the vhdl code!
 

    billylee

    Points: 2
    Helpful Answer Positive Rating
hello ljxpjpjljx
thanks to your reply
but I'm wondering about linking skill for mixed structure not -sv option, -sv option is needless at this source code, sorry for your confusing but thanx a lot
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…