VCS + SVA simulation slows down

Status
Not open for further replies.

hbeck

Junior Member level 2
Joined
Aug 3, 2011
Messages
21
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Visit site
Activity points
1,419
I got some problems with my VCS-MX simulation, which massively slows down after running some million cycles. My Setup:

  • SV Testbench
  • VHDL unit under test
  • binded SVAs to some VHDL submodules

Compiled with: vcs -debug_pp -sva_bind <bind_file> -assert dumpoff <toplevel>

Does anyone knows already about that problem and can give me a hint how to fix it?
 

I believe assertions do slow down the simulation. Are you not expecting this type of behavior?
 

I believe assertions do slow down the simulation. Are you not expecting this type of behavior?

Of course i do expect that behavior, but the simulation speed is getting even more slower over runtime. After some milliseconds simulation time the worst effect is reached with 20ns simulation time per Realtime Second!
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…