Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

VCO phase noise simulation

Status
Not open for further replies.

molotov

Newbie level 2
Newbie level 2
Joined
Jun 18, 2006
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,295
vco phase noise simulation

Hello,

I'm using a tool to design and simulate different properties and C/C's of VCO.
When i try to simulate the phase noise on ELDO-RF with UMC 0.18u Design Kit, i get strange results:

1) The value of phase noise at 1Hz is over 0dB (actually it reaches 60dB or so)

2) The phase noise shape is somehow strange with the -30 and -20 dB/dec. slopes changed in some points....it became -20 then -40 then -20 !!!
i realized that its due to the varactor but i want to know if there is a soln. here as the phase noise is degraded so much.

Please if anyone faced any of this reply.

Thanks in advance,
Aboel3la
 

Could you please tell me how did you plot it ?
Why your Y axis is in DB. Phase noise is in dBc, you know ?

You should obtain figures like this one:
 
  • Like
Reactions: face23

    face23

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top