Valid Verilog Base Notations

Thread starter Dennis03
Start date Jun 18, 2011

Status: Not open for further replies.

Jun 18, 2011

Dennis03

Newbie level 1

I ran across an unusual problem with a Verilog model. When I imported the Verilog into Visual Elite, the tool reported a parsing error. Upon further investigation, I found out the tool did not like the 'dx notation.
For example: dout = 'dx;

When I changed the notation to dout = 'Hx, the tool imported the file with no errors.

This issue is probably just a quirk with the tool. Is an unknown decimal value ('dx) is a valid Verilog notation?

Thanks,
Dennis

Status: Not open for further replies.

Similar threads

B
[SOLVED] Writing a verilog code to generate a single pulse?
- Started by BALU@FPGA
- Jul 23, 2024
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
C
need help with verilog coding a morse code to ascii decoder
- Started by combat5
- May 28, 2024
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
K
explanation of how to translate C code into verilog
- Started by keikaku
- Mar 5, 2024
- Replies: 10
PLD, SPLD, GAL, CPLD, FPGA Design
M
How do I assign decimal values in verilog?
- Started by mahesh_namboodiri
- Jan 31, 2024
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
E
The question for Verilog math question
- Started by EDA_hg81
- Sep 8, 2023
- Replies: 0
PLD, SPLD, GAL, CPLD, FPGA Design

Valid Verilog Base Notations

Dennis03

Newbie level 1

Similar threads

Privacy & Transparency

Privacy & Transparency