Using XA for Mixed-Signal Validation

Similar threads

• L

  Question about creating a LIB timing files for a mixed-signal hard macro

  • Started by lawfulgm
  • Sep 3, 2024
  • Replies: 7

  ASIC Design Methodologies and Tools (Digital)
• K

  VCS Mixed Simulation VCS VHDL Verilog Mixed language simulation with UVM

  • Started by Kashif Minhas
  • Oct 8, 2024
  • Replies: 6

  ASIC Design Methodologies and Tools (Digital)
• N

  Question about creating a LIB file for custom SRAM macro using siliconsmart/primelib

  • Started by Newyoo
  • Nov 26, 2024
  • Replies: 0

  ASIC Design Methodologies and Tools (Digital)
• K

  Unable to Dump VHDL Design Signals in VCD file Using VCS

  • Started by Kashif Minhas
  • Oct 22, 2024
  • Replies: 2

  ASIC Design Methodologies and Tools (Digital)
• R

  DRC and VLS for circuit using Sky130 PDK

  • Started by rtl1
  • Apr 4, 2024
  • Replies: 6

  ASIC Design Methodologies and Tools (Digital)