[SOLVED] Using VCS to compile SV filel ist

Status
Not open for further replies.

meir

Junior Member level 3
Joined
Jan 16, 2013
Messages
26
Helped
5
Reputation
10
Reaction score
5
Trophy points
1,283
Visit site
Activity points
1,431
I'm trying to run command: vcs -sverilog -f filelist
but I get the error : No source file given.
When I run the same command but with a file list of only verilog files
it compiles succesfully.
what am I doing wrong ?
Thanks
 

Can you show the complete command line and the error message? Does the message report a problem on the filelist or a source file included in the filelist? Are you using any environment variables in the filelist?
 
Reactions: meir

    meir

    Points: 2
    Helpful Answer Positive Rating
I found the problem, should have read the Error message more carefully:
Error-[NSFG] No source file given
Source file is not being with compilation option '-f'.
Please check file list and note '//' is used for comment.

The problem was that in the full path I had '//': /dir1/dir2//dir3/file.sv.
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…