Using FPGA control image sample timing

Status
Not open for further replies.
A

amekle

Newbie level 2
Joined
Jun 25, 2004
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
22
Hi all friends:
I want to use FPGA to control image sample (The image:720×288).Is a good solution using VHDL to program a big counter? have pels signals(13.5Mhz)and row signal.Thnk u!
 

can you describe your problem more may be we can find a solution
 

I don't understand your question:
"Is a good solution using VHDL to program a big counter?"
 

I think you can search in **broken link removed**

there is a example about image processing by VHDL and FPGA. A lot of information
 

theoretically you can write a VHDL counter for anysize but you have to meet some timing requirements , however 13.5 MHz can be met in modern FPGA with a very large counters "64 bit for example can run at this speed". I am not sure but I have made a pipelined multiplier "48X48 bit that can run more than 80 MHz I assume (really I don't remember the speed but it was but I guess it was 85 MHz)", on Virtex FPGA so I guess the 13.5 MHz can be met with a counter as large as 64 bits which is more than suitable to any application.
 

Thanks! I use video decoder chip SAA7111AHZ.Video formatAL standards .50Hz field frequency.720 active samples(pels) per line.It can give some signalsels signal(13.5Mhz).I want to use FPGA to control sampled data which should be written to SRAM. So FPGA should generate sram address during SAA7111AHZ conversion.I need a good solution.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…