Using clock gating in latch based design : possible ?

Status
Not open for further replies.

FAbouzeid

Newbie level 3
Joined
Nov 26, 2012
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
France
Visit site
Activity points
1,305
Hi,

When using Flip-Flops in a design, Design compiler can detect them as registers and clock-gate them to reduce power.
But in case of using Latches in the same design, Design compiler do not detect them as registers and thus doesn't proceed with clock-gating of the latches.

Is it possible to do so ?
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…