Using 3.3V Proto-Card Pins In Nios Development Board

Thread starter giggs11
Start date Nov 2, 2004

Status: Not open for further replies.

Nov 2, 2004

giggs11

Member level 3

hi,

I'm using the Altera Nios Developement Board, with the Apex20K200E FPGA onboard, for SoC design implementations.

Can anyone confirm that for the 3.3V proto-card pins to be used as IO pins for data transfer/input-output, one has to enable the card by connecting a GND supply to pin_V6 in the Apex20K200E device. This pin, as I have discovered, is to enable use of 3.3V proto pins.

Has anybody else faced the same design challenge...?

Thanks.

Status: Not open for further replies.

Similar threads

Development FPGA board with Gowin chip
- Started by FlyingDutch
- Dec 10, 2023
- Replies: 5
PLD, SPLD, GAL, CPLD, FPGA Design
A
Swapping DDR3 pins to FPGA
- Started by aminpix
- May 29, 2024
- Replies: 8
PLD, SPLD, GAL, CPLD, FPGA Design
S
Proposed FPGA CARD
- Started by salahberra39
- May 21, 2024
- Replies: 8
PLD, SPLD, GAL, CPLD, FPGA Design
Generate random number in range using LFSR
- Started by neanton28
- Oct 27, 2024
- Replies: 40
PLD, SPLD, GAL, CPLD, FPGA Design
H
How to store Coco training data set in Pynqz2 board
- Started by hudda
- May 25, 2024
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design

Using 3.3V Proto-Card Pins In Nios Development Board

giggs11

Member level 3

Similar threads

Privacy & Transparency

Privacy & Transparency