Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
In multi-million gates SoC designs, gated clock is almost mandatory. It custs down power significantly. Without clock gating, the chip will definitely melt.
Clock enable is basically a mux where one input is feedback. The flops in Xilinx devices already have this mux built in. It's natural to take advantage of it.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.