horace1
Advanced Member level 5
- Joined
- Nov 18, 2008
- Messages
- 2,118
- Helped
- 596
- Reputation
- 1,188
- Reaction score
- 571
- Trophy points
- 1,393
- Location
- Norwich, UK
- Activity points
- 13,063
Executing: "C:\Program Files (x86)\Microchip\MPLAB C30\bin\pic30-gcc.exe" -mcpu=24FJ64GB106 -x c -c "usb_data_logger.c" -o".\Objects\USB Data Logger - XC16\usb_data_logger.o" -I"." -I"..\..\..\Microchip\Include" -D__DEBUG -g -Wall
usb_data_logger.c:91:10: error: #error "Device not supported. Please add support."
Code C - [expand] 1 2 3 4 5 6 7 #if defined(__PIC24FJ256GB110__) || defined(__PIC24FJ256GB210__) || defined(__PIC24FJ256DA210__) #define SCAN_MASK 0x0130 // Mask for AN4, AN5, and AN8 #elif defined(__PIC24FJ64GB004__) #define SCAN_MASK 0x01C0 // Mask for AN6, AN7, and AN8 #else #error "Device not supported. Please add support." #endif
Executing: "C:\Program Files (x86)\Microchip\MPLAB C30\bin\pic30-gcc.exe" -mcpu=24FJ64GB106 -x c -c "usb_data_logger.c" -o".\Objects\USB Data Logger - XC16\usb_data_logger.o" -I"." -I"..\..\..\Microchip\Include" -D__DEBUG -g -Wall
usb_data_logger.c:91:10: error: #error "Device not supported. Please add support."
Yes thats what i think too....
// CONFIG2
#pragma config POSCMD = HS // Primary Oscillator Select (HS Oscillator Enabled)
#pragma config WDTCLK = LPRC // WDT Clock Source Select bits (WDT uses LPRC)
#ifdef OSCIOFCN_ON
#pragma config OSCIOFCN=ON // OSCO/CLKO/RC15 functions as port I/O (RC15)
#else
#pragma config OSCIOFNC=ON // OSCO/CLKO/RC15 functions as port I/O (RC15)
#endif
#pragma config FCKSM = CSDCMD // Clock Switching and Fail-Safe Clock Monitor Configuration bits (Clock switching and Fail-Safe Clock Monitor are disabled)
#pragma config FNOSC = PRIPLL // Initial Oscillator Select (Primary Oscillator with PLL module (XTPLL,HSPLL, ECPLL))
#pragma config ALTADREF = AVREF_RA // External 12-Bit A/D Reference Location Select bit (AVREF+/AVREF- are mapped to RA9/RA10)
#pragma config ALTCVREF = CVREF_RA // External Comparator Reference Location Select bit (CVREF+/CVREF- are mapped to RA9/RA10)
#pragma config WDTCMX = WDTCLK // WDT Clock Source Select bits (WDT clock source is determined by the WDTCLK Configuration bits)
#pragma config IESO = OFF // Internal External Switchover (Disabled)
/** CONFIGURATION Bits **********************************************/
#pragma config JTAGEN = OFF
#pragma config GCP = OFF
#pragma config GWRP = OFF
#pragma config FWDTEN = OFF
#pragma config ICS = PGx2
#pragma config PLL_96MHZ = ON
#pragma config IESO = OFF
#pragma config FCKSM = CSDCMD
#pragma config OSCIOFNC = ON
#pragma config POSCMOD = HS
#pragma config FNOSC = PRIPLL
#pragma config PLLDIV = DIV3
#pragma config IOL1WAY = ON
We use cookies and similar technologies for the following purposes:
Do you accept cookies and these technologies?
We use cookies and similar technologies for the following purposes:
Do you accept cookies and these technologies?