I was wondering if the output voltage is right because C1/C2=1. The output voltage is supposed to be 1V when Vin is 0.8 and it is @ 0.8V when Vin is 1V. It turns out this opamp can not go up. That is my another question.
Delta Vin=0.1v and it is an inverting amplifier. Therefore, delta Vout=- delta Vin.
Vout is supposed to be 0.9+delta(Vout), which is 0.9+0.1 when delta(Vin) goes from 0.9 to 0.8. I noticed that Vout goes higher roughly @ 0.975 when Vin is 0.8V.
I will implement an ideal opamp, which is EXXX in Hspice, to compare the result.
Or add an ideal opamp after your own amplifier to get the opposite phase. Doing that you can compare the result with your input.
Hi taik, your clock frequency is only (roughly spoken) 5 times higher than the signal frequency. Is this configuration just a test or the final design ? As a rule of thumb, in practice the frequency ratio should be at least 50 !