Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

unable to build_model in CADENCE ENCOUNTER TEST

Status
Not open for further replies.

binod_kumar

Newbie level 5
Newbie level 5
Joined
Sep 15, 2015
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Visit site
Activity points
85
hi,
I am facing difficulty with the ET tool ( in gui format) while using build_model .I am giving gate level netlist (in .v format) in the designsource field and OSU Cell library in techlib field . the tool is throwing error that

Code:
1 ERROR (TEI-002): The 'cell dff' was not found in the design source file(s) specified. Missing cell instance name: DFF_0


where DFF_0 is the first D flipflop it encounters while parsing the supplied gate level netlist(.v file.) I have used all variants of the OSU standard cell library but they give same error.
I observed that it is able to understand the basic gates like or, and etc. Hence I am understanding that it is not able to map "dff" in the supplied gatelevel netlist(.v file) to any of the DFF descriptions available in the standard cell library.

How it can be corrected?
Kindly help.

Thanks In advance.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top