type constructs in vhdl is corresponding what in verilog

Status
Not open for further replies.

taoshen

Junior Member level 1
Joined
Mar 11, 2004
Messages
15
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
130
type constructs in vhdl is corresponding what in verilog?

wire in verilog is corresponding what in vhdl ?
 

type in VHDL is enumeration I guess.. there is no equivalent in verilog.. however you can use "parameter" for decalring states which can be used for the same purpose in VHDl..

corresponding to wire.. you can use "signal"
but reg in verilog can also be a signal in VHDL
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…