Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Transparent crystalline silicon process Photovoltaics photonic

Status
Not open for further replies.

lufer17

Member level 5
Member level 5
Joined
Jul 15, 2019
Messages
88
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Activity points
910

Hello, I would like an article, book or link on the manufacturing process of crystalline silicon, where the transformation of transparent crystalline silicon used in solar cell, (which is related to photonics), practically the light ends up deflecting, but not completely because there is a spectrum of light that is absorbed . I can't find the steps of the manufacturing process of transparent crystalline silicon text and images, such as the photolith process to create a CMOS technology.​

 

Silicon is transparent at longer wavelengths and absorbs
at shorter optical wavelengths. There is no "transparent
silicon" in the sense that glass or sapphire, is transparent
to wide ranges of wavelength.
 

Silicon is transparent at longer wavelengths and absorbs
at shorter optical wavelengths. There is no "transparent
silicon" in the sense that glass or sapphire, is transparent
to wide ranges of wavelength.
I understand your argument, but actually there is the part of the transformation of the transparent crystalline Silicon send a link talking about this process facially, but I don't find the process exactly as it is manufactured as an image explaining step by step, as an example process lithograph for example.

See page 9 of the article.

 

The article says the transmission is through a high density array of holes
"drilled" through the silicon wafer. The silicon itself is not transparent -
the holes are.

They talk about the wafer having a "fill factor" (of holes) about 50%, and
achieved an efficiency about half as good as modern Si PV (12%). So not
surprising.

The later part of the paper goes into processing, talks about DRIE (deep
reactive ion etch) as the method for "pun ching" the holes. They state
a 90um hole through a 200um wafer, which is not especially high aspect
ratio for the etch (I've seen 15:1 in deep trency isolation, this is only ~ 2:1
AR).
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top