Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] transistor biassing advantage

Status
Not open for further replies.

p11

Banned
Full Member level 3
Joined
Jan 25, 2014
Messages
177
Helped
0
Reputation
0
Reaction score
0
Trophy points
16
Activity points
0
please kindly answer me that why the input impedance of common collector mode is highest? why the output impedance of the commom base mode is lowest?i also want to know that why voltage divider method of biassing is popular in transistors?:-|
 

Read how base, emitter and collectors are doped and what will be the size of each region. How much minimum voltage is needed to forward bias eb, cb junctions.

Make an experiment and find out what voltage you need to forward bias the eb junction of NPN transistor.

Make another experiment snd find out minimum voltage you need to forward bias the cb junction (c is N type and b is P type in NPN). So, connect collector to GND and base to +ve voltage.

Use a multimeter to check the forward resistance of eb and cb junctions.
 

The most important influence does not result from how the regions are doped, but simply from feedback.
In common collector configuration the gain determining resistor is in the emitter path.
Hence, we have maximum possible feedback (current controlled voltage feedback).
This kind of feedback drastically increases the input resistance of the circuit.
 

In addition, it's not right that common base has low output impedance. It has low input impedance (1/gm).
 

yeah sorry..:sad:

- - - Updated - - -

ok i got a question that arrange in asc order in terms of input impedances.....
the options are
1) DARLINGTON PAIR
2)CC MODE
3)CB MODE
4)CE MODE
please if possible answer me... thank you...=)


i would also like to know that which mode of biassing in transistors has highest input impedance and lowest output impedance in compare to the other modes...
 
Last edited:

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top