transaction level modelling

Status
Not open for further replies.
M

Meenz

Newbie level 5
Joined
Nov 6, 2006
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,341
Hi,
can anyone please tell me more on how transaction level modelling can be used for ARM processor codes in order to minimize the memory accesses by the processor

Some refence material and examples will be appreciated

Thanks
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…