Topic for project about P2P in SoC

Similar threads

• A

  User Testbench for Core1553BRT_APB in LiberoSoc

  • Started by Altair99
  • Sep 12, 2024
  • Replies: 3

  PLD, SPLD, GAL, CPLD, FPGA Design
• U

  New to Libero Soc , need some guidance

  • Started by Uuumillman
  • Oct 3, 2023
  • Replies: 5

  PLD, SPLD, GAL, CPLD, FPGA Design
• M

  Looking for a communication project based on FPGA and PC and W5300

  • Started by MLSD
  • Aug 23, 2023
  • Replies: 2

  PLD, SPLD, GAL, CPLD, FPGA Design
• M

  [SOLVED] Delaying the output by 2 clock cycles in FSM in VHDL

  • Started by metamisers
  • Aug 2, 2024
  • Replies: 3

  PLD, SPLD, GAL, CPLD, FPGA Design
• K

  Handling large vectors in VHDL?

  • Started by KrishKrishnaa
  • Aug 7, 2024
  • Replies: 1

  PLD, SPLD, GAL, CPLD, FPGA Design