Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Tips and guidelines for ADC testing

Status
Not open for further replies.

bor

Junior Member level 2
Junior Member level 2
Joined
Jun 12, 2004
Messages
24
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
206
hi everyone,

i need you guy to help me on the ADC testing..so for the first step what are the things that i need to know before doing the ADC testing and what is the characteristic that usually tester check on the ADC ... Thank you (",)
 

ADC testing

ENOB,SNR,THD,DNL,INL,offset,DR,power,PSSR and so on
 

ADC testing

do you test your circuit on chip or on the pcb board?
they are different.
if you testing on chip you should think about your probe to acquisition data,
if you testing on board ,there are more free room to design your scheme.
 

Re: ADC testing

the adc chip will be put on the pcb board
 

Re: ADC testing

About the test board:
- If you use an external Vref be carefull with the buffer design. It must be able to drive the ADC without ringing. Place decoupling cap close to the Vref pin.
- Be carefull with the clock pattern. If you use an external generator and high freq (over 100MHz), I would not apply a square directly but a sine and use a LVDS circuit on board to fix it. Refer to the evaluation kits of TI, analog devices or maxim for design ideas.

For the test I advice you to read the following:
**broken link removed**
https://www.analog.com/library/analogDialogue/archives/39-06/Chapter 5 Testing Converters F.pdf

Good luck
 

Re: ADC testing

Dear skal81

what is LVDS circuit? Please advice
thank you
 

Re: ADC testing

Sorry for the late reply.
LVDS stands for Low-Voltage Differential Signal. It's a way to transmit logic signal at high speed. Instead of 0-VDD it uses a few hundred mV sine.
The point is that the receiver is able to transform a high frequency sine wave in a nice pulse.
If you generate directly a 100MHz pulse, the cable loss for the generator to the PCB, and the PCB traces loss are important. It's easier to transmit a 100mV sine rather than a 0-3.3V pulse.
So on the PCB you put a LVDS receiver close to your IC to transorm the sine into a pulse clock. If it's close enought to the IC pin, the loss a minimum.
Exemples of receivers are the MAX9113 (Maxim) or MC100LVEL16 (Onsemi).
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top