sun_ray
Advanced Member level 3
What are all the ways to take care timing violation while doing PnR for FPGA? For example one of the way is to change the RTL. Can you please list down in the same way all the other ways to remove timing violation when violation is found after PnR?