Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

timing model for analog blocks

Status
Not open for further replies.

rakko

Full Member level 4
Full Member level 4
Joined
Jun 1, 2001
Messages
233
Helped
10
Reputation
20
Reaction score
6
Trophy points
1,298
Location
mozambic
Activity points
2,065
i have a chip with some analog blocks and some digital. i want to do STA on the digital blocks but 1st need to generate a timing model for all analog blocks. how can i generate timing model (stamp?) for an analog block which is good enough for primetime static timing analysis.
 

I expire the answer about the question?
If you have some information about mixed-sginal design, could you give me some for study and discuss each other?
melonpy@163.com
thanks!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top