TIming logic implementation in virtuoso

Status
Not open for further replies.
V

VirtuosoDracula

Junior Member level 1
Joined
Oct 2, 2011
Messages
17
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Visit site
Activity points
1,388
Hi All,

I'm making a design in which I need to make signal B of pulse width p2,go active, after signal A of pulse p1 has gone low and so on for signal C.
Any ideas of how to implement that in Virtuoso?

Thanks in advance,
VD
 

This is not a question of Virtuoso implementation, it's a logic circuit design task.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…