Timequest - finding the weakest link

Status
Not open for further replies.
S

shaiko

Advanced Member level 5
Joined
Aug 20, 2011
Messages
2,644
Helped
303
Reputation
608
Reaction score
297
Trophy points
1,363
Visit site
Activity points
18,302
Hello,

Using the Altera's Time-quest timing analyzer, I found out that my design's Fmax on a particular FPGA is 372.22MHz (report Fmax summary).

How is it possible to see the "weakest link" in my design?
I.E - longest register to register time delay...
 

shaiko said:
How is it possible to see the "weakest link" in my design?
I.E - longest register to register time delay...
Click to expand...

In the Compilation Report, you should see the following (or something similar):
TimeQuest Timing Analyzer->Slow 1200mV 85C Model->Worst-Case Timing Paths->Setup: 'Clock'

Logic paths that fail timing are highlighted in red.

Kevin
 
Reactions: shaiko

    S

    shaiko

    Points: 2
    Helpful Answer Positive Rating
K-J said:
Logic paths that fail timing are highlighted in red.

Kevin
Click to expand...
And both of those that fail and don't fail are sorted according to the worst to the best, i.e. the weakest link to the strongest one.
 
Reactions: shaiko

    S

    shaiko

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…