asicdesign
Newbie level 3
- Joined
- Aug 20, 2013
- Messages
- 4
- Helped
- 0
- Reputation
- 0
- Reaction score
- 0
- Trophy points
- 1
- Activity points
- 26
some 0.25um design have no TIEHI and TIELO cell, so we tie GATE directly to VDD and GND, it will cause antenna violation because the Power metal is too big, look flike we don't fix it, and chip works ok, why? do we care about antenna violation on power bus?