Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Thermal resistance in LDO

engr_joni_ee

Advanced Member level 3
Advanced Member level 3
Joined
Nov 3, 2018
Messages
822
Helped
2
Reputation
4
Reaction score
7
Trophy points
18
Activity points
6,874
I have found in a LDO voltage regulator the following information.

Junction-to-ambient thermal resistance = 28 degC

Junction-to-case (top) thermal resistance = 43 degC

This look like strange to me. How the junction-to-ambient is lower then the junction-to-case (top) thermal resistance ?

1708513554283.png
 
The thermal vias, lowest Rth, on leadframe, closest to bottom of case....

Top of case is a sandwich, plastic covering die, so much higher Rth ?


Regards, Dana.
 
Is it not like that, junction to ambient thermal resistance is the sum of junction to case thermal resistance and case to ambient thermal resistances ?

If thermal resistance junction t ambient is smaller compared to thermal resistance junction to case then which way the heat is going faster to the ambient, side ways and not through the top case ?
 

LaTeX Commands Quick-Menu:

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top