Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

the scaling-down of the CMOS technology and low power supply

Status
Not open for further replies.
O

Osawa_Odessa

Banned
Full Member level 3
Joined
Dec 31, 2012
Messages
168
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,298
Activity points
0
Hi,
I wonder why the scaling-down of the CMOS technology imposes low VDD as in the picture below.
Please help.

attachment.php
 

Attachments

  • technology scaling down.PNG
    technology scaling down.PNG
    75.1 KB · Views: 914

Hi, why we have to lower the power supply in CMOS technology as it is scaled down?
I know one of the reasons it about breakdown voltage. With sizes smaller, breakdown voltages also decrease. But, i think it is not the main reason. Can anyone help?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top