the input reference noise voltage is larger than VDD

E

elonjia

Newbie
Joined
May 6, 2024
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
32
When I did the noise simulation, I found my amplifier input reference noise is around 10V (integrated from 0.001~0.01Hz) to my amplifier input node, all component is real PDK model, but my VDD is only 2.5V, and the input DC bias voltage is 1.25V; what will happen for this noise? Does it influence my input DC bias at the 10V level? I want to know what influence it will have on my circuit and did it shift my DC input bias at around 10V?
 

Sort by date Sort by votes
FvM said:
Very unlikely, presume a calculation error.
Click to expand...
My amplifier Cs and Cf are very small, in the 1fF range. Is this one possible? Or I just use the noise in Virtuoso ADE to simulate it so if it's the simulation problem? (or is it reasonable to see the 0.01Hz~0.1Hz integration to see the DC noise?) Thanks!
 
Last edited:

Upvote 0 Downvote
You must log in or register to reply here.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…