Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

the impedance of CCD sensor clock

Status
Not open for further replies.

EDA_hg81

Advanced Member level 2
Advanced Member level 2
Joined
Nov 25, 2005
Messages
507
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,298
Activity points
4,808
Should I consider the input impedance of CCD clock is high or low?

How I can match the impedance of CCD clock with PCB trace?

Thanks.
 

Which CCD? Some have built in buffers so you just have a logic gate input. Some have very high capacitance (but you would normally have a driver IC).

Keith
 

    EDA_hg81

    Points: 2
    Helpful Answer Positive Rating
Assuming a low capacitance, there are no particular impedance matching problems other than known with digital logic.
If its a direct "analog", high capacitance input, no PCB trace can actually match it. At best you can place the driver near to the
CCD and use a sufficient wide (e.g. 50 ohm) low inductance trace. If a longer trace cant be avoided, you can consider a
20 to 50 ohm trace and source side impedance matching.

For a detailed discussion, the actual device data should be known.
 

    EDA_hg81

    Points: 2
    Helpful Answer Positive Rating
Thank you.

I only want to get general idea.

Have a nice weekend.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top