Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

The difference between RTL code and HDL code

Status
Not open for further replies.

niranr

Newbie level 3
Newbie level 3
Joined
Dec 20, 2006
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,305
can anyone give exact answer for difference between an RTL code and HDL Code???[/b]
 

Re: diff b/w RTL and HDL

The difference i think is mainly theoretical. In reality , RTL is gained by writing a HDL only. so the difference is quite subtle.

We can take HDL as a way to achieve a RTL.

Hope it helps..cya
 

Re: diff b/w RTL and HDL

An HDL is simply hardware descriptive language such as VHDL , Verilog etc. Now these languages supports constructs which are synthesizable as well as non synthesizable.

Any HDL code , written in any model(behavirola, structural etc.) becomes an RTL in official terms only when it is is synthesizable. If an HDL code contains constructs such as (wait) which are not synthesizable then that code cannot be stated as RTL as we cannot generate hardware from that code.

I hope now it is clear.
 
Re: diff b/w RTL and HDL

rtl means register transfer logic
hdl means hardware discription language
basicallly rtl is the representation of a hardware in higher level of abstraction in text format interms of high level language llike if else statemant etc.
the hdl is one of the way to write rtl code
that means the hdl is a language to represent the hardware in rtl.
 

Re: diff b/w RTL and HDL

HDL is harwarre description language . One can write RTL using HDL
 

Re: diff b/w RTL and HDL

Behavioral synthesis allows the translation and optimization of a behavioral description, or a high-level model, into an RTL implementation.
RTL: register transfer level
it's when ur design is in the form of registers that are scheduled, allocated and connected according to certain optimization algorithms and available resources
in other words "synthesizable" and can be realized on hardware:)
 

diff b/w RTL and HDL

RTL is a code written in HDL
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top