The comparison of SOI and cmos processes

Status
Not open for further replies.
R

rajesh13

Full Member level 2
Joined
Jul 7, 2004
Messages
125
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,298
Location
Greater Noida, India
Activity points
1,209
SOI and cmos process

Can some body give me information about the comparison of SOI with cmos. I am interested in the advantage & disadvantages of both.

Are there any companies, which are providing asic solution in SOI technology.
 

SOI and cmos process

It's not SOI vs. CMOS, but SOI vs. bulk. CMOS can be implemented either on bulk silicon or SOI substrate.
SOI has some advantages on low parasitic, possible high integrated density,etc. But SOI material costs more than the bulk counterpart.
 

Re: SOI and cmos process

SOI has another advantage, low leakage current.
It can realize "pure" twin wells
 

Re: SOI and cmos process

Does it have some drawbacks ? Apart from it is quite difficult from fabricationg point of view.
 

Re: SOI and cmos process

One problem is floating body.
The other is no good model for analog circuit
 

Re: SOI and cmos process

More please see the attached
 

Re: SOI and cmos process

sunking said:
One problem is floating body.
The other is no good model for analog circuit
Click to expand...

Then how much is the Vt in this case. Is it very high.
 

Re: SOI and cmos process

It is the problem how much of the Vth.
As we know, the CMOS is four termial device, but in SOI, it is difficult for body voltage, espicall for VLSI
 

Re: SOI and cmos process

sunking said:
It is the problem how much of the Vth.
As we know, the CMOS is four termial device, but in SOI, it is difficult for body voltage, espicall for VLSI
Click to expand...

Like in case of normal cmos process, the Vt vary a lot with Vsb(source to bulk voltage, also called body effect). So since the Body in case of SOI is floating then how this effect the Vt. or it does not depend at all in this case.
 

Re: SOI and cmos process

In SOI (the substrate is the insulator),latch-up can be eliminated completely.

The disadvantage is that its a very costly process.number of masks are more compared to SOS(system on silicon ,substrate beeing the silicon)

vijay
 

Re: SOI and cmos process

Can anybody help me with the SOI mos transistor characteristics and implementation of basic circuits?Some effects like kink and hystersis effects make me very mad.

Thanks in advance

Prabhu.G
 

Re: SOI and cmos process

how about the process with epi? compare with SOI and bulk?
Thanks
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…