Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

TetraMax DRC violation

Status
Not open for further replies.

jayTudu

Member level 1
Member level 1
Joined
Oct 14, 2008
Messages
38
Helped
4
Reputation
8
Reaction score
1
Trophy points
1,288
Activity points
1,553
tetramax violations

Hi All TetraMax Users,

Please Help Me !
The error I am getting while during the DRC checking is following :
" Wire gate (12) failed contention ability check for drivers 469 and 465. (Z3-1)"
I am not able to troubleshoot this error. I am wondering about these 469 and 465,
what are these two ?

Thanks in advance.
JaY...
 

tetramax forum

Hi Jay,

Here is my take :)

The two numbers denote the gates driver IDs.

To trouble shoot:
1) Did you try right clicking on the message , select "Help Topic" for more details on Z3 violation? This will bring up the simulation data. Might be that would help you.
2) or analyze violation Z3-1?
3) This will open the schematic viewer and will show you the simulated data which leads to the contention.
4) How about bringing up these gatesID in GSV?
5) Input output direction of these gates?

Thanks,
Daman
 

    jayTudu

    Points: 2
    Helpful Answer Positive Rating
tetramax, z3

Hi Daman ,

I tried doing trouble shooting and got some hints about how
to remove this error. There can be three different ways of
handling this:
1) By Ignoring this error using the cmd "set Rules <errorID> Ignore. I tried doing this also, but end up with Scan Blocking Rule violation.
2) By initializing the Primary Input constraint in such that
the contention can be overcome. This process seems
tough one. I gues the changes has to be made in Protocol
file( may be in test_setup macro)
3) By modifying the circuit itself.

It seems for me these are as tedious process, I want
some suggestion in overcoming this in quicker way.

Thanks for your response.
With Regards,
JaY

Added after 2 hours 52 minutes:


Some how I got success in resolving the Z3 violation. I did some
modification in source netlist file. It was some what intuitive trial.
I will post the details.

" Intuition always leads over the Logic "
 

what drc violation

try this one in ur source netlist (if it suits)

**broken link removed**
 
  • Like
Reactions: jakeguo

    jayTudu

    Points: 2
    Helpful Answer Positive Rating

    jakeguo

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top