Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

TestDRC check violation mean?

Status
Not open for further replies.

xiongdh

Member level 4
Member level 4
Joined
Jul 18, 2002
Messages
76
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,288
Location
china mainland
Activity points
682
What dose the following violation mean?

The following violations prevent a register from being scannable:
Latches are enabled at the beginning of the clock cycle.
This violation indicates that latches cannot be put on the scan chain.
If the latch cannot hold data at the beginning of a clock cycle,
RTL TestDRC generates the following message:
TEST-965 Clock my_clock reaches n latches but does not hold
data in them at beginning of cycle.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top