Testbench systemc with VHDL

Status
Not open for further replies.

kennyruffles

Newbie level 2
Joined
May 17, 2011
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,304
Hello there,

I'm trying to make a testbench in SystemC for a VHDL DUT.
My question is how can i access internal signals from VHDL using the SystemC?

Modelsim has macros like $init_signal_spy, $signal_force ....
Is there something like this macros for cadence tools? Is there other methodology to do this? I've read about nc_mirror but i don't know if i can use it with systemc, 'cause there is just references about vhdl and verilog co simulation.

Thanks and sorry about my bad english.
 
Last edited:

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…