Non AMP

test point insertion technique

Thread starter rajusripathi83
Start date Jun 6, 2013

Status: Not open for further replies.

Jun 6, 2013

#1

R

rajusripathi83

Junior Member level 2

please help me,

iam getting c2,c24

s19, test-451 violations
how do i rectify it.. in dft compiler

Last edited: Jun 6, 2013

Jun 6, 2013

#2

R

ranger01

Advanced Member level 4

For all the standard violations from DFTC, you can refer Syn0psys Solvnet docs for the fixes.

Status: Not open for further replies.

Similar threads

F
Boundary scan insertion
- Started by fragnen
- May 9, 2024
- Replies: 6
ASIC Design Methodologies and Tools (Digital)
F
DFT logic auto insertion
- Started by fragnen
- May 9, 2024
- Replies: 6
ASIC Design Methodologies and Tools (Digital)
R
TSMC 0.18um dummy insertion only covers partial area
- Started by RuihW
- Mar 28, 2024
- Replies: 5
ASIC Design Methodologies and Tools (Digital)
A
Counting floating point for FSM design in Verilog
- Started by aguntukbd
- Jun 12, 2024
- Replies: 28
ASIC Design Methodologies and Tools (Digital)
M
Scan chain insertion using Tessent
- Started by ML Tester
- Sep 5, 2023
- Replies: 1
ASIC Design Methodologies and Tools (Digital)