ok, let's say it's a mid-size chip ... as for the voltage, nowadays std cells work on 3.3V or am I wrong?
As for the amount of logic between two clock elements, let's say it's not an issue (from my point of view) because it always might be pipe-lined or re-balanced.
So, how should I choose what tech node should I choose?
For example, I was recently told that running a design (Cache Controller) @500MHz on 45nm process might be a BIG challenge...
What's your opinion?