System verilog `include problem in vcs

Status
Not open for further replies.

arjun1nh07

Newbie level 2
Joined
Jan 9, 2014
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Visit site
Activity points
22
Error-[SFCOR] Source file cannot be opened
Source file "fsm_trans.sv" cannot be opened for reading due to 'Not a
directory'.
Please fix above issue and compile again.
"../lib/fsm_env.sv", 3
Source info: `include "fsm_trans.sv"

I got the error while compiling with the command


vcs -lca -sverilog -Mupdate ../rtl/all_fsm_Mod_fin.v ../env/fsm_if.sv ../lib/fsm_trans.sv ../lib/fsm_gen.sv ../lib/fsm_drv.sv ../lib/fsm_receiver.sv ../lib/fsm_env.sv +incdir+../lib/fsm_trans.sv -debug_all +v2k

If anyone knows the solution please help me friends.
:-x:-x:-x:-x:-x
 

you probably mean: +incdir+../lib/
incdir points to the directory where vcs will search for included files
 

you are passing a file attribute to +INCDIR+ which is not true. use the directory instead.

+incdir+../lib

~Nandasan
 

guys, i'm not sure if this worked. But, i see the same problem
however, as suggested earlier, i'm doing the following:
+incir+../lib \
../lib/fsm_env.sv

does anybody have any suggestions?

Thanks
 

Basically it is not able to find the file in the path specified under +incdir. Check whether the file is present in the path.
 

guys, i'm not sure if this worked. But, i see the same problem
however, as suggested earlier, i'm doing the following:
+incir+../lib \
../lib/fsm_env.sv

does anybody have any suggestions?

Thanks

I hope you are not make a typo! The compile option is "incdir" and not "incir".
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…