[SOLVED] System Verilog conditional parameter

shparekh · Mar 5, 2013

Hi,

I have a following statement in my code -

Code:

genvar sliteIfIter_grp1
generate for (  sliteIfIter_grp1=0;
                  sliteIfIter_grp1<MAX_SLITE_GRP1;
                  sliteIfIter_grp1+=1)

The psuedo code to assign MAX_SLITE_GRP1 is

Code:

 if (SLITE_NUM > 4)
   localparam MAX_SLITE_GRP1 = 4
 else
   localparam MAX_SLITE_GRP1 = SLITE_NUM

SLITE_NUM is a parameter which can be overridden at the time instantiating the block.

Can you please suggest how I can write this in system verilog?

Thanks.
Best regards,
SP

dave_59 · Mar 5, 2013

Code:

localparam MAX_SLITE_GRP1 = (SLITE_NUM>4)? 4 : SLITE_NUM;

and the same generate block, or

Code:

genvar sliteIfIter_grp1;
for (  sliteIfIter_grp1=0;
                  sliteIfIter_grp1<( (SLITE_NUM>4)? 4 : SLITE_NUM);
                  sliteIfIter_grp1++)

shparekh · Mar 5, 2013

Super. I knew there had to be a way.
Thx.

[SOLVED] System Verilog conditional parameter

shparekh

Newbie

dave_59

Advanced Member level 3

shparekh

Newbie

Similar threads

[SOLVED] System Verilog conditional parameter

shparekh

Newbie

dave_59

Advanced Member level 3

shparekh

Newbie

Similar threads

Privacy & Transparency

Privacy & Transparency