I've been tasked by my supervisor to interface from System C to Verilog.. I have just been introduced to these tools.. So, i am not sure on what exactly I must do to set the infrastructure up..
But basically, i need to simulate a RAM controller (SystemC) to the timing diagrams of Micron's RAM simulation model (Verilog).
Anyone has any elaborative insights about doing so?
Is systemc model is TLM or RTL ??
If TLM you need to write wrappers first.
You need to provide API calls to the systemc model, crate a dll. Integrate in verilog environment and simulate.
I guess you need to use PLI from verilog side.
U need a mixed language simulator, modelsim.
TLM is transaction level. there is no pin concept here. Functionality is implemented algorithmically and interfaces are function calls.
I hope you know about RTL.
Are you going to develop models or interface.
Systemc is meant for system level design. I dont think systemC RTL synthesizer are yet to be proved. I am not sure about analyzing power consumption using systemc models. I read an article long back. It seems possible.
If you already know systemC then only thing you have to learn is how to provide API calls to the models.
I have not actually worked on it.
About integration part I think it will be given in the user manuals of the simulator you are using, if it supports mixed language simulation.