synthesizing verilog analog file

Status
Not open for further replies.

krshnrdrpl91

Newbie level 2
Joined
Jul 7, 2015
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Visit site
Activity points
19
i need to synthesize verilog analog file of comparator to finally get transistor level netlist, can anyone help me, if it can be done by files provided by ncsu would be better as i have done my earlier work by ncsu provided lib files.

keenly waiting for any reply and thank you in advance
 

I don't know what is ncsu.

In general I can say that take the lib files which have been proven and tested to be working.
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…