Synthesizable Gaussian Random Generator IN VERILOG or VHDL

[hkk877]

Are there any source code for generating a synthesizable Gaussian random generator ( not a uniform) ?

I only found published papers on it. However, they are quite difficult to implement given my time period.