Hi,
I'd like to synthesize a design which includes memory macros which were generated by a memory compiler for our target library and are available as .vhdl for simulation and also .lib, .db (compiled them myself), .lef, and and some other files.
My goal is to synthesize the whole design including memories and obtain data on timing, area, power, etc. Including the memory is important for me since I want to annotate switching activity with actual data in the memories to get accurate power estimates.
The problem with the memory macros is that they, although they are fixed in size, width etc. contain lots of generics of type real or VitalDelayType which is not suported by the design compiler.
What should I do about this. Is my approach sensible at all?
Thanks for any hints.