Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
It seems that Figures 2 and 3 of another paper : An Integrated Technology Mapping Environment resemble Pan's Algorithm ? Why do the paper authors state that for a given node, the fanin are known at current optimization iteration, but the fanouts are known only for the previous optimization iteration ?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.