You need to use a create_clock for each valid clock input, check if there are some remaining clock pins not connected to define clock net.
In general, you need to define false path from one clock domain to other one clock domain.
RC (Cadence), apply this false path automatically if you used the -domain <unique_name> argument in create_clock command.