Synopsys IC Compiler Verilog Parser Error

Status
Not open for further replies.

jastor1329

Newbie
Joined
Nov 1, 2023
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Visit site
Activity points
16
Hi

I am getting the following error while importing the netlist file to Synopsys IC Compiler:

"Module xr03d1 is not defined"
"Verilog Parser cannot parse the source file"

I have checked the link and target library files multiple times and have set up milkyway as well, still the error persists. Please help me in resolving this error.

Regards
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…