Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Synopsys Embedit, Synthesis, post synthesis simulation

Status
Not open for further replies.

rahulkumarkk

Newbie
Newbie level 1
Joined
Jul 21, 2022
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
16
Hi All,

I am generating Srams from Synopys Embedit Integrator tool and utilising it for a vector processor. For the synthesis I haven’t used any RTL files for the Srams, I have used the library files for synthesis. During the Post Synthesis Simulation my soc design asks for the sram module logic, so for the simulation which files I should? I tried using the .v file of the sram but I get errors of the setuphold. _func.v and _fast_func.v files if used I get the error as Fatal trouble with simulation kernel. Does anyone know which files to use and without the setuphold errors?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top