Synopsys Design_vision compiling Problem

Status
Not open for further replies.

sudeep_

Member level 1
Joined
Jul 31, 2013
Messages
40
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Visit site
Activity points
261
Hi,
How to get required standard cell from libraries in design vsion _2011.09 compiling process,
I like to get low transistor size(0.5u width) in standard cell, but i am getting (1u) transistor size standard cell.
Even i have used with different libraries like LPHVT, LPSVT is receiving same size of standard cells.
I am not applying any clock signal, output delay, load..etc, since i need only signale stage inverter with minimum size( only one PMOS, NMOS).
Help me in this case, Thank you
 

Thanks reply, i am a student.
What clock, design constraints are reducing the transistor size?
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…