Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Synopsys Design Compiler: Issues with "find*" and "get_*" Commands

Status
Not open for further replies.
R

ryu_hayabusa

Newbie level 6
Newbie level 6
Joined
Sep 4, 2012
Messages
13
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,415
[UPDATE] Sorry all, I think I posted this too soon to actually notice that the get_clock command is actually giving result of "QSPI_S_CLKN" and NOT "QSPI_S_CLK".

Hello all, I am curious of why we need to add the wildcard "*" at the back of a clock/cell naming, in order for the tool find it:

https://imgur.com/a/JOxoPgL

Am I the only one having this issue? Or this is normal thing for the DC tool?

Please help, thanks.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top