Synchronous FIFO with different input or output data width from memory width

Status
Not open for further replies.

er.akhilkumar

Full Member level 2
Joined
Feb 1, 2011
Messages
123
Helped
4
Reputation
8
Reaction score
4
Trophy points
1,298
Location
Noida
Visit site
Activity points
2,443
Hello All,

Has anyone got any information about a synchronous FIFO having input/output data width different from memory width implemented in FIFO?

For example:

Input data width: 16
Output data width : 32
Memory width : 32

Can we develop such type of FIFO?

Thanx
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…