luttie
Newbie level 2
- Joined
- Aug 1, 2013
- Messages
- 2
- Helped
- 0
- Reputation
- 0
- Reaction score
- 0
- Trophy points
- 1
- Activity points
- 15
Hi all!
can u help me to make a verilog code on designing synchronizing FIFO for data transfer from CLK0 to CLK1 using handshaking protocols and dual port SRAM (64x4)?
CLK 0 = 50 MHz
CLK 1 = 15 Mhz
with the following inputs and outputs:
Read Process:
input rd_clk;
input rd_rst;
input rd_en;
output [3:0] rd_dat;
output fifo_empty;
Write Process:
input wr_clk;
input wr_rst;
input wr_en;
input [3:0] wr_dat;
output fifo_full;
you can extend your help by sending email to me at fullakevin@yahoo.com
thank you very much!
can u help me to make a verilog code on designing synchronizing FIFO for data transfer from CLK0 to CLK1 using handshaking protocols and dual port SRAM (64x4)?
CLK 0 = 50 MHz
CLK 1 = 15 Mhz
with the following inputs and outputs:
Read Process:
input rd_clk;
input rd_rst;
input rd_en;
output [3:0] rd_dat;
output fifo_empty;
Write Process:
input wr_clk;
input wr_rst;
input wr_en;
input [3:0] wr_dat;
output fifo_full;
you can extend your help by sending email to me at fullakevin@yahoo.com
thank you very much!
Last edited: