Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

std cell Library Design

Status
Not open for further replies.
You can first read about the basic circuits and how to build them using standard CMOS circuits. "Digital Integrated Circuits : a design perspective" by Rabaey covers this part in a very good and illustrative way. You'd usually need NANDs, ANDs, ORs, NORs with different number of inputs ,NOT ,MUXs, Half adders ,full adders ,latches, registers ,XORs ,XNORs.
After finishing the circuits, start performing the layout. Each cell should have a Vdd rail at its top and a ground rail at its bottom. All cells should have constant height to ease assembling them at higher level blocks. Try to minimize the use of higher metals and use poly extensively (if delay is not an issue) to save higher metal for higher level routing.Also, try using same N-well for all PMOSs for same cell. Pass DRC and LVS for each cell.
Good luck as this usually takes time.
 

    kpsai26779

    Points: 2
    Helpful Answer Positive Rating
Hi ieropsaltic,
Can you tell me when Library characterization & View Validation will come into picture?..
 

HI,I think you can see the following pdfs might help you a lot
 

    kpsai26779

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top